
22 UG034, July 1, 2014
CPU x8 Mode
Programming
SPI Flash
Programming
SD CARD
JTAG
Programming
Figure 8: ACX-BRD-HD1000-100G Board Configuration Modes
Table 1: ACX-BRD-HD1000-100G Board Configuration Mode (J31)
Table 2 shows the FPGA configuration pins for the all the modes and their connections.
Table 2: HD1000 Configuration Mode Pins and their Connections
Komentáře k této Příručce