Achronix Speedster22i SerDes Uživatelský manuál Strana 13

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 113
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 12
Physical Media Attachment (PMA)
The PMA architecture is shown inFigure 3: PMA Architecturebelow.
Figure 3: PMA Architecture
The PMA consists three major blocks:
1. Common
2. Receiver/Transmitter (RX/TX)
3. Digital PMA (DPMA)
1. Common
The common block consists of the following circuits:
Reference clock: This circuit performs reference clock buffering and division before
feeding it to the Synthesizer.
Synthesizer: The synthesizer (transmit PLL) generates the high speed clock for the
serializer of the Transmitter. It also has in-built circuit for spread-spectrum clocking
Bias: The biasing circuit is responsible for controlling the offsets and biasing for the
all the analog circuits in the PMA
Analog Test Port: This port is used by Achronix for manufacturing tests and for
debugging purposes
UG028, July 1, 2014
13
Zobrazit stránku 12
1 2 ... 8 9 10 11 12 13 14 15 16 17 18 ... 112 113

Komentáře k této Příručce

Žádné komentáře